Abstract-We report on defects characterization and reduction as well as die strength enhancement using stealth dicing (SD) on high-backside reflectance (82%) 2-D NAND memory wafers. This is performed using three-strata subsurface infrared (1.342 µm) nanosecond pulsed laser die singulation with a partial-SD before grinding integration approach. In this paper, a combination of simulation, characterization, and optimization of the multi-strata SD process has led to the elimination of mechanical and absorptive laser singulation related defects such as frontside and backside surface ablation, and topside, backside, and edge chipping. At the same time, the kerf width and kerf straightness are robust against the effects of test element structures located along the dicing streets. There is a consistent coverage of high-quality SD kerf production with near-zero kerf loss across the 300 mm wafer. Multi-strata SD-unique defects such as interference effects and inter-strata cleavage plane {111} damage have been addressed. SD-related integrated defects including Si dust residue post-backgrinding and die attach film-related defects post-die separation have also been resolved. We illustrate the performance of this approach by demonstrating defect-free eight die stacks of 25 µm thick memory dies.
of integrated semiconductor devices (e.g., memory and microprocessors), discrete semiconductor devices (e.g., small-signal transistors and diodes, resistors, and light emitting diodes), solar cells, and microelectromechanical systems (MEMS) [1] . Die singulation is a critical process where the reduction of defects and improvements in quality can make a significant contribution to final yield and per unit costs. This process has been facing increasing challenges due to the adoption of copper/low-κ dielectric interconnect structures, ultra-thin wafers, die attach films (DAF), narrow dicing streets, different die sizes on the same wafer, polygonal-shaped dies, and complex stacked structures along the dicing streets [1] .
Ultra-thin memory dies are needed more than ever to enable 3D integration solutions such as systems-in-package (SIPs) and systems-on-package (SOPs). They not only help reduce overall package form factor but also improve package functionality, heterogeneity, heat dissipation, and performance parametrics for applications in mobile, Internet of Things (IoT), and wearable technologies as we move from packaging applications with a computing focus to packaging with a wireless mobility focus [2] . It is important to control yield loss factors, particularly when it comes to ultra-thin die fabrication. However, the die singulation process and integration for ultra-thin dies tend to result in increased defect modes (e.g., chipping, die sidewall damage, microcracks) and decreased quality characteristics (e.g., die strength, kerf geometry, reliability). Advanced mechanical dicing or laser ablation dicing or combinations thereof (hybrid or sequential) based on dicing after grinding (DAG) or dicing before grinding (DBG) integration have been developed along with post dicing die strength enhancement techniques [1] , [3] , [4] to help address the associated challenges. Nonetheless, the fabrication of defect-free ultra-thin dies is difficult because of fundamental surface perturbations (frontside and/or backside of wafer depending on the integration) due to mechanical interactions or direct laser ablation with Si.
The development of a Si-permeable infrared nanosecond pulsed laser technology known as stealth dicing (SD) [5] [6] [7] [8] [9] offers a potential defect-free subsurface die singulation solution. Prior experimental SD work has assessed processing quality based on photodiode characteristics [6] , [7] , [10] , demonstrated the importance of focal plane depth [7] , and reported SD-related defects [10] , die strength [10] , [11] , and 0894-6507 c 2015 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/ redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
stress distribution analysis [10] . These experiments have been performed to realize singulated 50 μm thick Si die using single-strata SD After Backgrinding (SDAG) [6] , [7] , [10] . This involves single SD layer scanning of laser-induced "perforation" within the bulk Si followed by controlled fracture across the thickness of the wafer to "cleave out" the individual dies from within the interior of the wafer. But little work has been done on optimizing SD in the case of high backside reflectance, which is almost inevitable for patterned wafers because of the collateral thin films deposited on the backside. For these types of wafers, a single-strata approach is not feasible because the amount of SD energy coupling into the wafer is insufficient. In this work, building on previously reported SD process characterization [12] , [13] , we focus on SD-contributed (direct and integrated) defects characterization and reduction as well as die strength enhancement and die warpage effects using multi-strata SD on high backside reflectance (82%) 2D NAND memory wafers. This is performed using a combination of simulation and empirical data, based upon the previously developed [12] , [13] three-strata subsurface infrared (1.342 μm) nanosecond pulsed laser die singulation process with a partial-stealth dicing before grinding (p-SDBG) integration approach. We use a combination of simulation, characterization, and optimization of the multistrata stealth dicing process that enables the elimination of mechanical and absorptive laser singulation related defects such as frontside (FS) and backside (BS) surface ablation, and FS, BS, and edge chipping. At the same time, the kerf width, kerf loss, and kerf straightness are investigated against the effects of test element structures located along the dicing streets of the 300 mm wafer. Multi-strata SD-unique defects including interference damage and inter-strata cleavage plane {111} defects, and integrated defects such as Si dust post backgrinding and DAF-related defects post DAF-die separation (DDS) are also characterized and addressed. This work successfully demonstrates defect-free eight die stacks of 25 μm thick memory dies and helps bridge high volume manufacturing readiness gaps for fabrication of defect-sensitive ultra-thin dies.
II. EXPERIMENT Fig. 1 shows the p-SDBG integration flow, spanning from frontside taping of the wafer to the final framed diced, ultrathin 300 mm diameter wafer staged inside a specialty carrier. The inputs to the wafer frontside taping step (Lintec backgrinding tape) are fabricated and sort tested wafers, while the output of the p-SDBG process will be for the die attach process, where the individual dies with DAF will be picked up and subsequently attached on the package substrates before oven curing. The three key processing modules involved in the SDBG integration flow are the SD module, the integrated wafer backgrinding module, and the DDS module. Key characterization methods include visual inspection, backside reflectance measurements, optical microscopy, scanning electron microscopy (SEM), X-Ray diffraction (XRD), threepoint bend tests, and Shadow Moiré measurements. In Fig. 1 , a representative multi-strata SD process is illustrated. Here, the formation of three SD layers (strata) is shown with key quantifiable parameters, SD layer focal z-height, Z SDi and SD layer height, T SDi identified. Z SDi measures the vertical distance from the frontside of the wafer (facing down) to the z-focal plane of the SD laser, which is incident on the backside of the wafer. T SDi measures the vertical height of the SD-induced "dislocation belt" layer formed as a result of the SD laser scanning across the wafer with a highly localized beam focused at the z-focal plane.
The SD processing experiments are conducted in an integrated 300 mm DISCO DFL7360 stealth dicing tool with the "SD Engine" developed by Hamamatsu Photonics K.K. This particular tool configuration is capable of supporting the process development of wafer-level SD processing. The SD laser processing head consists of both the measurement laser and the SD laser, and an IR camera microscope (detection range is ∼ 800-1100 nm) with a halogen lamp light for wafer frontside pattern alignment. The measurement laser operates at a near infrared wavelength of 830 ± 20 nm and is primarily used to detect the backside surface of the wafer in order to account for undesired wafer warpage effects on the z-height focal point positioning of SD scanning. This is performed in-situ to reduce cycle time by avoiding the need to conduct a wafer pre-scan for each dicing line. As for the SD laser light source, a 90 kHz, 1.342 μm near-infrared wavelength pulsed laser with average power ranging from 1.0 W to 2.2 W is used. Its proprietary operating pulse widths and energies are in the order of tens to hundreds of ns/pulse and μJ/pulse. Multi-strata SD layers within the wafer are defined by translating the chuck table relative to the position of the SD laser in the lateral direction with scanning speeds ranging from 50 mm/s to 900 mm/s at different z-height focal points for each strata. The basic operating physics of SD processing are described elsewhere [5] [6] [7] [8] [9] [10] [11] [12] [13] . In general, optimization of SD processing is greatly dependent on wafer specifications (e.g., thickness, impurity elements and their concentration, backside film thickness and materials) and the final device applications (e.g., final thickness, defect sensitivity of device, and die size/shape), balancing system-level throughput via different SD process integration flows. However, in order to make the SD process production worthy, the process solution and its affected integration flow (by design or otherwise) need to account for the natural and systematic variations of the processed wafer specifications while preserving the results of achieving zero singulation defects on all dies, as is the case reported in this paper.
Wafer backgrinding, die attach film (DAF)/dicing tape (DT) lamination, and backgrinding tape peel-off are performed in a 300 mm "linked" DISCO DGP8761 grinder/polisher and DFM2800 wafer mounter integrated tool. This linking approach helps to optimize the handling layout to shorten the overall cycle time and minimize defects due to excessive wafer handling. Post wafer backgrinding, the wafer mounter serves to mount the thinned wafers onto the integrated DAF (10 μm thick)/DT (100 μm thick) films on the backside of the wafer, followed by backgrinding tape peel-off from the frontside of the wafer. Before DAF/DT tape mounting, UV irradiation is performed to reduce the adhesion of the wafer to the existing backgrinding tape. After tape peeling, the frame mounted DAF/DT laminated thinned wafers are stored in a cassette.
As for DDS processing, a cool expansion is used to cleave/dice the DAF film (which is attached on the backside of the wafer after SD processing and backgrinding) and to increase the distance between singulated, thinned dies for ease of die pick up later on (during die attach). Using the characteristics of DAF in which it becomes brittle at low temperatures, expansion is performed in a low temperature environment to realize high precision DAF separation. In the cool expansion stage, the thinned wafer cools down to 0 • C and stays there for 120 s before ascending upwards by 12 mm at a speed of 200 mm/s. It remains at the peak of the ascension for 10 s before returning to its home position. This is followed by the less critical heater shrink stage, which is primarily used to reduce the DT sag due to the previous expansions.
Boron doped, Czochralski grown, non-epitaxial grade, 12" diameter silicon (100) surface orientation wafers are used to build monitor wafers for our experiments. These P-type silicon wafers are 775 ± 25 μm in thickness and have a resistivity in the range of 20-30 cm. These wafers undergo 2-D NAND flash memory full-process fabrication proprietary steps but have low known-good-die (KGD) yield at die sort and test and are therefore used mainly for mechanical test vehicle purposes. The monitor NAND wafers have a die size of 11.982 x 7.850 mm and depending on the technology nodes, have absolute backside reflectances at the SD laser operating wavelength of 1342 nm ranging from 13.4% to as high as 82.3% [13] .
Spectral properties of the specularly reflecting wafer backside surface are measured using the JASCO V-670/ARMN-735 UV-Visible-NIR spectrophotometer. Photosensors are configured in the measurement system to detect the absolute reflectance as the light from the spectrophotometer is swept from 800 nm to 1400 nm in wavelength, in order to represent both the measurement laser and the SD laser which operate at wavelengths of 830 nm and 1342 nm, respectively. A computer-controlled D8 ADVANCE Powder Diffractometer by Bruker using Cu Kα radiation (λ = 1.54058 Å), operated at 40 kV and 40 mA, is used for phase and compound formation identification. The Diffractometer is set to a lower secondary beam path with a continuous scan mode from a start angle of 10 • to an end angle of 90 • based on a 2Theta scan axis. Using the diffractometer, microstructural analysis of the die sidewall after SD processing is carried out.
The three-point bending method using the Shimadzu (EZ Graph) set-up is applied to get the relative SD-singulated thinned die breakage strength (for both the circuitside/frontside and the backside of the die) and flexibility, in order to compare them to the existing baseline DBG process. The dies are laminated with a 10 μm thick DAF. The settings of the three-point bend test are such that the spacing between the supporting rollers is 2 mm with a displacement velocity of 4 mm/min (66.7 μm/s).
Shadow Moiré measurements are carried out using the Akrometrix TherMoiré AXP, a modular metrology solution that utilizes the shadow Moiré measurement technique, combined with automated phase-stepping, to characterize out-ofplane displacement for samples up to 400 mm x 400 mm.
III. SIMULATION MODEL AND ANALYSIS
The SD method uses a permeable laser-induced "perforation" in the form of an SD modified layer on a subsurface level, combined with the application of fracture mechanics to "cleave out" the individual dies. Fig. 2(a) shows a schematic illustration of the SD laser processing operations (left) and the formation of the SD-modified internal layer within Si as the SD laser scans along the dicing street (zoom-in). The SD laser propagates to the neighborhood of the laser's focal point in the wafer using a wavelength permeable to Si so that there is no damage to the laser incident surface of the wafer. The purpose of conducting heat conduction simulations is to help understand the mechanics surrounding the formation of the SD-modified layer for high backside reflectance wafers. This can validate and advance the understanding of manufacturing constraints especially for the purpose of avoiding frontside and backside ablation due to secondary heat zone formation.
The primary heat analysis uses an absorption model for a condensed Gaussian beam with a non-linear temperature dependence of the absorption coefficient in Si [14] [15] [16] [17] . The simulation model considers heat generation due to absorption, and heat diffusion into the surrounding Si and Cu layers. A Cu layer with a thickness of 0.5 μm represents the frontside patterning elements of the wafer, providing a Si to Cu interface for thermal diffusivity and light absorption purposes. The Cu layer here assumes 100 % absorption of the SD laser beam should it reach that layer. Similarly, a Si to air interface is used to represent the operations of the SD laser's entry point via the wafer backside. Different from the assumptions made in [6] , the backside surface of the Si assumes 82.3% reflectance at the 1.342 μm operating wavelength of the SD laser to represent the actual reflectance measurements conducted on the backside of the 2D NAND wafers [13] , the primary test vehicles used in this work. In addition, we also assume that the SD laser beam has a spectral transmission of 90% (10% absorption is assumed corresponding to ∼ 1.6 cm −1 absorption coefficient) as it propagates through the bulk Si from an initial thickness of 780 μm to a z-height of 120 μm as measured from the wafer frontside. Because the band gap of Si is 1.1 eV, the SD laser beam at a wavelength of 1.342 μm is able to pass through with this high transmission. The 120 μm value is chosen because the simulation region of Si is a disk with a diameter of 60 μm and the thickness is 120 μm. Fig. 2(b) illustrates the analysis model assumed in the simulations.
SD pulse width is assumed to be 100 ns (the actual SD laser pulse width is proprietary), comparable to the simulation and experimental space reported elsewhere where pulse width is 150 ns [5] [6] [7] [8] [9] [10] . Time of pulse center is assumed at t = 0. At the same time, the SD laser's repetition frequency is set at 90 kHz. The simulations (Mathematica, Wolfram Research, Inc.) are conducted based on a Gaussian beam SD laser light source with λ = 1.342 μm (i.e., the operating wavelength of the SD laser) going through an objective lens without undergoing Fraunhoffer diffraction, producing a 2 μm final spot size at focus. This spot size is approximated by the average dimensions of the voids generated by the SD laser at its focal point as observed by cross-section SEM microscopy. The simulations aim to capture the spatial (radial and z-direction) and temporal distribution of heat affect zone (HAZ) effects resulting from single pulse irradiation, and varying SD laser focal distance from the wafer frontside and backside. Table I lists the key irradiation and material conditions used in the simulations. The principal heat conduction equation which should be solved is given by:
where T is temperature, ρ is density, C p is isopiestic specific heat, K is thermal conductivity, and w is internal heat generation per unit time and unit volume. The temperature dependence of isopiestic specific heat [18] and thermal conductivity [19] is considered. In these simulations, similar to those reported in [5] [6] [7] [8] [9] [10] , we consider the SD laser beam to be axisymmetric and therefore introduce the cylindrical coordinate system O − rz whereby the z-axis corresponds to the optical axis of the laser beam and the r-axis is situated on the backside surface of Si. We define the absorption coefficient in a lattice (i, j) whose temperature is T i,j using α i,j (T i,j ). When Lambert's law is applied to a small depth element z from depth z = z j−1 to z = z j , the laser intensity I * i,j at the depth z = z j is expressed by:
where I i,j is the laser intensity at the depth z = z j−1 .
The 1/e 2 radius of the laser beam at the depth z which is condensed with a lens is expressed by r e (z). When the laser light beam propagates from the depth z = z j−1 to z = z j , the condensing or divergence of the beam can be evaluated by the ratio:
where γ j is known as the ratio of condensation [6] . A beam is condensed when γ j is less than 1, and diverges when larger than 1. Laser intensity I i,j at the depth z = z j−1 for a finite difference grid (i, j) can be further expressed using the law of energy conservation as:
Considering Eq. (4.2), internal heat generation per unit time and unit volume in the finite difference grid (i, j) is thus:
The analysis region of Si for the simulations is a disk with a diameter of 60 μm and thickness 120 μm. The temperature dependence of the absorption coefficient α i,j (T i,j ) is taken into account using [14] [15] [16] [17] .
IV. SIMULATION: RESULTS AND DISCUSSION
The model described in Section III is applied to the study of key parameters of the SD process, with particular emphasis on the formation of the dislocation zones that enable controlled die singulation in the multi-strata SD case, and constraints in order to avoid frontside and backside heat-induced damage. (PLE = average power/frequency; ignoring wave deformation as it propagates through the Si wafer). The incident SD laser pulse shape in the form of a single shot irradiation is assumed to be Gaussian (in time) as it begins to rise in its peak power. The initial temperature is set to be room temperature of 293 K.
A. Effects of Pulse Laser Energies and Focal Distance on the Spatial and Temporal Heat Affected Zones Within Si
In all the cases for Fig. 3 (a)-(c), full absorption of the laser's energy occurs at ∼ 75 ns, as evident from the drastic drop in the peak power of the "through" beam as observed right above the Cu plane (i.e., below the laser's respective focal points). It is important to note that at 75 ns, the SD laser beam has not reached its peak power. Fig. 3(d) shows the simulated peak power of the incident SD laser beam as observed at ∼ 120 μm from the wafer frontside (before the beam converges into the focal point) and right above the Cu plane (as the beam diverges out of the focal point) at a z focal distance of 35 μm. The results of the simulations are similar for all z focal distances of 20 μm, 35 μm, 50 μm, and 70 μm.
At ∼ 75 ns, due to the non-linear temperature dependence of the absorption coefficient and the high peak power intensity in the focal volume, complete laser absorption occurs abruptly in the focal point vicinity, and as a result, a void is generated. The presence of this void measuring ∼ 2 μm in diameter has been validated in experiments conducted in this work. This void is caused by the instantaneous evaporation of Si as the temperature rises to about 18000 • C locally. It is noteworthy that if the absorption coefficient is independent of temperature and is the value at room temperature, the maximum temperature rise is only about 360 K, which is much smaller than the melting point of 1690 K (∼ 1416 • C) under atmospheric pressure [7] . This demonstrates the importance of the absorption coefficient having positive temperature dependence in order to modify the Si at the focal point. It can be seen from Fig. 3 (a)-(c) that the heated regions expanded rapidly and grew only towards the SD laser beam incident surface and do not grow towards the Si frontside. This is consistent with the simulations reported in [5] [6] [7] . It is believed that since the absorption coefficient increases non-linearly with increasing temperature, it becomes higher for the heated regions than at room temperature and thus, the incident laser beam is absorbed mainly around the tip of the leading edge of the high temperature region, yielding a thermal shockwave. This causes the heated regions to grow only towards the beam incident surface. Immediately after the void is generated, a thermal shockwave (see Fig. 2 (a) for a schematic of mechanism) propagates toward the upper surface, and the high dislocation density layer, i.e., the SD-layer, is formed. When the thermal shockwave pushes up against the SD-layer formed from the previous pulse irradiation (as it scans), a crack, whose initiation is a dislocation, is produced. This mechanism for SD processing to enable die singulation is able to explain the simulation and experimental results very well. The velocity of the thermal shockwave can be approximated from Fig. 3(a) -(c) to be about 300 m/s, which is much higher than the velocity of thermal diffusion. This explains the fact that as the thermal shock wave propagation is near complete, the contour of the high temperature area becomes gradually vague. 
B. Effects of Pulse Laser Energies and Focal Distance on the Spatial and Temporal Heat Affected Zones at Frontside Cu
From Fig. 3(a) and (b), it appears that possible laser ablation risks on the wafer frontside can be present, based on the observation of a secondary HAZ near the Cu layer when the z focal distance is set at 35 μm or less for an average laser power of 1.4 W and 1.7 W. When the average laser power is increased to 2.0 W, the laser ablation risks exist even up to a z focal distance of 50 μm, as evident from Fig. 3(c) . Also, the distribution of the HAZs is fairly similar in Fig. 3(a) -(c) despite the difference in z focal distance, due to the transparency of Si to the operating wavelength of the SD laser.
To further understand the possible risks of ablation-related damage to the frontside of the Si wafer using SD processing, Not surprisingly, the maximum temperature is achieved at the center of the projected focal spot of the laser on the Cu plane in all three cases of different PLEs, and this temperature reduces drastically as one move further away from the center point. From Fig. 4 , it can also be deduced that the maximum temperature is reached at laser pulse timings around 75-80 ns for the different PLEs.
The results from Fig. 4 also show that the maximum temperature reached at the Cu plane increases the most when z is at 35 μm, i.e., an increase of 317 • C and 587 • C when incident power increases to 1.7 W and 2.0 W, respectively (from 1.4 W). The increment is lower when z is larger or smaller than 35 μm. Given that the melting and boiling point temperatures for Cu are ∼ 1085 • C and 2571 • C correspondingly, the simulation results predict possible damage risks due to laser ablation on the wafer frontside where the Cu layers are (in the form of metallization layers or test element group (TEG) structures) when the SD laser beam is focused at or below a z height of 35 μm, 50 μm, and 50 μm for laser average power of 1.4 W, 1.7 W, and 2.0 W, respectively. Fig. 5(a)-(c) show the simulated maximum temperature reached on the frontside Cu plane at different lateral distances from the projected focal center of the SD laser beam, at various z focal heights (20 μm to 70 μm) for PLEs/laser average power of 15.4 μJ /1.4 W, 18.7 μJ /1.7W, and 22.2 μJ /2.0 W, respectively. It can be seen that the maximum temperature reached at the Cu plane depends on the z focal height, due to spot size spreading from the focal spot. In general, the higher the z value is, the larger the spread of the maximum temperature simulated at the Cu plane. In the case of the PLE/laser average power of 15.4 μJ /1.4 W, it can observed from Fig. 5(a) that the maximum temperature exceeds 400 • C (the typical glass transition temperature limits for organic based passivation layers such as Polyimide found on the wafer frontside) only for an area within 8.5 μm in diameter from the projected focal point on the Cu plane. For a PLE/laser average power of 18.7 μJ /1.7 W (see Fig. 30 ), this area increases to ∼ 9.3 μm in diameter. When the PLE/laser average power is increased to 22.2 μJ /2.0 W, the area further amplifies to ∼ 10 μm in diameter. These results show that the reduction of dicing street width for the benefit of reducing per unit die costs is likely limited by the spread of HAZ on the Cu plane at the wafer frontside, given that the kerf loss due to SD processing is much smaller (∼ 2 μm on average). While one can reduce z to lower the beam spread, this actually risks more severe laser-induced ablation damage in the form of cracks, debris, and even chipping to the wafer frontside because of the very high temperatures induced. Also, the specific value of z selected also depends strongly on the thermal budget one seeks to avoid on the wafer frontside. Nonetheless, when compared to mechanical blade dicing, SD processing still has a significantly smaller kerf exclusion zone within the dicing street, demonstrating its substantial potential to reduce per unit die costs. When the SD laser beam is focused at 25 μm from the wafer backside [see Fig. 6(b) ], in addition to the sudden and localized laser energy absorption at its focal spot, the thermal shock wave propagates in the surface direction until about 200 ns when laser absorption suddenly begins at the surface. Despite the fact that the laser power has already passed its peak and is gradually decreasing, the surface temperature can actually rise beyond 14000 • C, which is comparable to the maximum temperature reached at the focal spot within Si. This is mainly because of the fact that the heat near the surface can only be diffused in the inside of the lower half and as a result, the surface temperature becomes very high and is maintained for a comparatively longer time (diffusion velocity is much slower than the thermal shock wave velocity). This in turn will mean that severe ablation will occur at the wafer backside surface due to the high temperature generated. Experimental evidence of such a phenomenon has been reported in [7] .
C. Radial Distribution of Heat Affected Zones at Frontside Cu Layer

D. Effects of Laser Focal Distance From Wafer Back-Side on Heat Affected Zones
V. EXPERIMENTS: RESULTS AND DISCUSSION
Experiments as described in Section II are conducted to verify the model and simulations of Sections III and IV. First, defects are observed from a sub-optimal SD process. Next, integrated defects from the p-SDBG integration approach are analyzed, identifying ranges where the process can achieve defect-free operation, as well as exploring benefits for improved kerf geometry and quality. Finally, an optimized three-strata SD process with p-SDBG flow is demonstrated, and SD-processed die stacks are analyzed for die warpage, die strength, and final stacked die assembly.
A. Defects From Sub-Optimal SD Process
As expected from SD process technology, the permeable (to Si) SD laser offers a practical, non-contact process that helps to eliminate frontside (FS), backside (BS), and edge chipping, provided that no surface (FS ablation, interference effects, etc.) or undesired internal defects (inter-strata cleavage plane {111} damage, microcracks, etc.) are generated from a sub-optimal SD process. As far as die chipping goes, the solution space using SD processing is fairly large as compared [20] to other quality indicators such as kerf geometric integrity and internal SD damage variation unable to be removed by backgrinding. Fig. 7(a) plots the mean SD layer height T SD1 (single strata) as a function of mean focal plane z-height Z SD1 for different beam parameter (BP) settings, with SD-induced defects identified, i.e., FS Cu and/or Si ablation (due to the secondary HAZ generated near the FS Si/Cu layer when Z SD1 is too small for a given laser effective dose) and/or interference defects (due to a sub-optimal selection of optical beam parameter (BP) setting for a given SD layer depth). This interference damage is primarily driven by laser energy "leakage" toward the FS due to spherical aberration induced by a non-optimal lens setting for a given Z SD1 . The higher the BP setting, the lower the Z SD1 damage threshold. This is consistent with the supplier recommended optimal Z SD1 range for a given BP setting; the range shifts downwards, deeper into the Si from the incident backside surface as BP increases, as summarized in Table II [20] . Fig. 7(b)-(d) shows optical micrographs (left: top view from wafer frontside; right: cross-section view on singulated die sidewalls) demonstrating clean SD processing (Z SD1 = 72 μm), FS ablation defects (Z SD1 = 48 μm), and FS ablation and interference defects (Z SD1 = 23 μm), respectively, for BP = 15 (a.u.). Here, single-pass SD processing was performed at a scanning speed of 500 mm/s with an average power of 2.0 W (PLE = 22.2 μJ), incident on the 2D NAND monitor wafer backside. The results in Fig. 7(c) show that when the optimal BP setting is selected (BP = 15 for Z SD1 = 48 μm or SD laser depth ∼ 725 μm, based on Table II ) but with a sub-optimal Z SD1 (too low), one obtains FS ablation defects but not the interference effects. This is different than the results seen in Fig. 7(d) where we get both FS ablation defects and interference effects because of not only a sub-optimal BP setting selection but also a sub-optimal Z SD1 (at 23 μm which is too close to the FS surface). The results of Fig. 7(b) -(d) are consistent with the simulation results from Fig. 3(c) in that for an average laser power of 2.0 W, there is significant FS laser ablation risk (due to secondary HAZ generation) up to a z focal distance of 50 μm.
In addition, it is noteworthy to point out from Fig. 7 (c) and (d) that Cu FS ablation is noticed on the Cu-based TEG non-uniformly placed on the patterned dicing streets, while Sionly FS ablation can be detected on dicing streets devoid of these TEGs. Below the accepted Z SD1 FS damage threshold, the ablation usually occurs first on the Cu layer (if such a layer exists on the dicing street) followed by Si ablation and/or bulk Si interference defects. One possible reason for this is the fact that Cu has a lower melting point (∼ 1085 • C) as compared to Si (∼ 1414 • C) so it tends to be ablated first. The interference defects in the form of physical striations located at distinct distances from the wafer FS below the SD layer as seen in Fig. 7(d) could be a result of SD laser reflection from the FS surface (and interfering as a result of superpositioning of leaked and reflected waves) due to the leaked energy.
Kerf geometry includes kerf width, loss, perpendicularity, and straightness. To enable high yield assembly and packaging, it is important to control the variations of kerf geometry. In terms of kerf perpendicularity, in the case of SD processing, this is less concerning because of the proximity of the SD layer (which is usually in the tens of microns) to the frontside of the wafer, which assures a near-zero depth-wise tilt of the "cut." Because SD singulation is essentially performed via the generation of a crack fracture to the frontside of the wafer, the kerf loss is practically zero, while the kerf width is measured to be ∼ 1-3 μm. The small kerf loss allows further reduction of the dicing street width to reduce costs per unit die. Fig. 8 shows top view optical micrographs of the frontside surface of adjacent memory dies on a full 300 mm wafer, with SD kerfs initiated along the dicing streets with a sub-optimal SD process. Specifically, Fig. 8(a)-(c) shows various SD kerf geometric defects (straightness issues, particles, sensitivity to TEG structures, etc.), while Fig. 8(d) shows an optimized multi-strata SD process (using the developed process-on-record (POR), which involves three SD layers operating at 2.0 W at 500 mm/s; this has been previously described in [12] and [13] ) with a generated straight kerf line that is robust even to complex TEG structures. For the most part, kerf geometry integrity is dictated by optimizing the SD layers' dimensions, positions, and microstructure type against the characteristics of the multiple layered stacks found in the TEG structures [12] , [13] . (a) Angled and (b) cross-sectional SEM micrographs of a representative dual-strata SD process that generated a cleavage plane {111} defect in between the SD layers as a result of an inter-strata distance of ∼50 μm. (c) Schematic illustrating the mechanism of cleavage plane {111} defect formation when the inter-strata distance between the SD exceeds a certain threshold resulting in the nominal cleavage fracture on the {110} plane deflecting into the {111} planes.
Multi-strata SD layers are created by scanning the SD laser beam's focal spot at different z-heights within the Si wafer along a common dicing street. This technique is usually performed in cases where there is inadequate effective laser exposure dose when using single pass and/or a larger SD "damage" threshold is needed to initiate a well-controlled fracture crack. The need for having more than one SD layer is exacerbated by wafers with high backside reflectance to the SD laser's operating wavelength such as the case here (82%). The trade-off in having multi-strata SD processing is an increase in cycle time, as multiple passes are needed for each dicing street. Optimal multi-strata positioning, dimensions, and microstructure definition enables a minimum number of SD passes (and hence, minimum cycle time) required to initiate a high quality, defect-free die singulation. We previously reported experimental evidence of multi-strata SD processing in generating undesired cleavage plane {111} defects when inter-strata distances are not optimized [13] . For a given SD processing condition, as the inter-strata distance increases, there is a higher likelihood for the cleavage plane {111} defects to arise [13] . Fig. 9 provides results that help provide an understanding of the mechanism behind the formation of the cleavage plane {111} defect. To fully appreciate its microstructure, Fig. 9 (a) and (b) shows angled and crosssectional SEM micrographs of the generated cleavage plane {111} defect in a representative dual-pass SD process that resulted in an inter-strata distance (as measured from the top most of the SD layer 1 dislocation belt to the focal plane of SD layer 2) of ∼ 50 μm. The cleavage plane {111} defect can be characterized by a horizontal "V"-shape fracture where two <111> fracture directions meet, as shown in Fig. 9(b) . To understand the formation of this cleavage plane {111} defect, Fig. 9(c) shows a schematic illustrating its formation mechanism. When the inter-strata distance between the SD layers (for multi-pass SD processing) exceeds a certain threshold, the in-built inter-strata tensile stress will result in the nominal cleavage fracture on the {110} plane deflecting into the {111} planes. The far field stress generated as the distance between the SD layers becomes larger increases the likelihood for plane "slip" or deflection to arise. The "V"shape formation is not surprising, given that propagation along the <111> direction is difficult to achieve and never gives a flat fracture surface [21] , [22] . While these defects (along with the SD layers) can be subsequently removed using backgrinding in the p-SDBG process (whereas for the SDAG process, these defects will be left behind and thus may cause serious yield and reliability issues), the cleavage plane {111} defects are undesired because, once generated, they usually affect the integrity and control of the crack fracture initiated by the cumulative "damage" of the SD layers. This will, in turn, increase the variability of the SD process which is undesirable for low Z SD1 values that are typically more effective for ultra-thin die fabrication using the p-SDBG process.
B. Integrated Defects From p-SDBG Integration
The p-SDBG integration flow (Fig. 1) is based upon the use of stealth dicing to initiate controlled crack fracture toward the frontside of the wafer only, and not both the backside and frontside. It then relies on subsequent static loading from backgrinding to "finish the job" of full kerf separation of individual dies -this improves the cycle time of SD processing. This is because the magnitude of "damage" required for die separation from SD processing (as a result of the frontal crack fracture initiation) becomes less. This is critical for high backside reflectance wafers, where the amount of SD energy coupling into the wafer is limited (unless additional processing steps such as pre-grinding to remove the reflecting thin films are used). Due to the non-linearity of desired SD-induced damage (i.e., controlled dislocation belt formation) in response to effective PLE dosing [13] , p-SDBG is able to enable production-worthy integration for high backside reflectance wafers that would otherwise take a unrealistic number of SD passes to create (if it creates) SD kerfs across the entire thickness of the wafer.
To understand the root cause behind the undesired generation of integrated defects as a result of p-SDBG integration, it is important to understand that there are certain physical output differences between the dies singulated using the p-SDBG process versus the DBG process. Besides the significant defects and cycle time reduction offered by SD via the p-SDBG process, there are key physical differences at a singulated die-level between both types of integration flows, given that the DBG process involves mechanical blade dicing from the frontside to create a "half-cut" followed by wafer thinning and DAF laser grooving to separate out the defined dies from the DAF attached to the thinned wafers. While these differences are fertile areas for design for manufacturing (DfM) opportunities, they can also result in integration issues (defects and/or parametric) as a result of subsequent process interactions. Table III lists the main physical differences between thin dies fabricated from a p-SDBG process versus a nominal DBG process. The main factors driving the differences stem from the near-zero kerf loss and the use of DAF mechanical separation via the die separation process in the p-SDBG integration flow. The former effect, coming from the SD process, will result in a nominally larger die size (∼ 15 -20 μm) than those generated by the DBG process, making it important to revisit design rules such as die edge to package edge accepted tolerances. As for the latter effect, the use of the die separation method to perform the DAF cut on the SD singulated dies will result in a near-flush die-DAF sidewall profile, as compared to the DBG method where the DAF actually protrudes ∼ 5-10 μm beyond the die sidewall. The protrusion is due to the differences in the amount of DAF material removed using the DAF laser grooving method versus the amount of Si removed using mechanical blade dicing. Additionally, the major difference in kerf width, i.e., ∼ 1-3 μm for p-SDBG versus 40-45 μm for DBG, will introduce certain integrated defects such as backgrinding (BG) stains and Si residue due to the interaction between backgrinding and the SD processed wafers, and will require a material solution involving an upstream process. The extremely thin kerf generated from the SD process in the p-SDBG flow can also result in new DAF-related defects if one uses the default process die separation recipe nominally used in the DBG flow. Fig. 10(a) -(c) shows top view optical micrographs of the frontside surface of adjacent dies at the center, mid-radii, and edge of a 25 μm thick 300 mm SD-processed wafer post BG, respectively. The defined SD kerfs before backgrinding are identified by the arrows. Fig. 10(d) shows the approximate locations for the optical inspections performed. As can be seen from Fig. 10 , there is evidence of heavy BG stains and Si residue at the center of the thinned wafer primarily on the dicing streets of the wafer post backgrinding. The magnitude and spread of these defects appears to be lower at the edge of the wafer and almost non-existent at the midradii of the wafer. The location dependency of these defects is closely related to the backgrinding recipe, specifically the rotation direction of the backgrinding wheel. Limited experiments have shown that for a wheel rotation moving from the edge to the center (with reference made to the backgrinding table), the residues seen in Fig. 10 are center heavy, while center to edge rotation makes the edge worst. This may be explained by the fact that edge to center rotation direction results in more Si dust generated in combination with grinding water towards the center, while the other direction is true for center to edge rotation. These integrated defects are a direct consequence of the extremely thin SD kerf (∼ 1-3 μm) for p-SDBG when compared to the much larger 40-45 μm for DBG integration. This thin kerf, when combined with the 5 -7 μm step height between the surface of the polyimide passivation layer on the wafer frontside and the actual surface of the dicing street, will render a higher likelihood for Si dust entrapment. These Si dust particles are created during the wafer thinning process, and they enter through the small kerf into the "undercut" resulting from the step height of the wafer frontside. The typical water cleaning step, which is part of the backgrinding process module, is unable to dislodge and remove these Si dust particles effectively through such a narrow aperture of the thin kerf when compared to the apertures produced by the mechanical dicing blade in the DBG process. Fortunately, one solution to this particular integrated defect lies with the adhesive thickness choice for the backgrinding tape (see Fig. 13 ).
Additionally, the thin kerf generated from the SD process in the p-SDBG flow, compared to the larger kerf widths from mechanical blade dicing in the DBG flow, creates the need for a larger tensile force generated during die separation in order to create an adequate space (larger than ∼ 0.2 mm) between the edge of the die and the edge of the cut DAF. This die-to-DAF edge separation also needs to be uniform across the framed wafer for successful die pick up during the die attach process. When using the die separation recipe nominally used in the DBG flow (where in addition to the larger kerf widths to begin with, there is no need for DAF cut using the die separation technique since it was already performed using DAF laser grooving), the magnitude for table ascension in the cooling expansion stage can be much less. As a consequence, when the same recipe is applied to SD-processed wafers, the recipe becomes marginal, in particular at the wafer edges. Fig. 11(a) shows die attach pick up issues as a result of the marginal die separation process for the p-SDBG flow, causing dies to remain on the edge of the wafer mounting frame. In Fig. 11(b) , the view from the DAF/dicing tape side The inset image in (a) shows a magnified optical image of the boxed region demonstrating well-controlled definition of the three SD layers, SD1-SD3, with no undesired defects while (b) provides evidence of well-defined, high quality SD kerfs (identified by the arrows) initiated along the dicing streets on the frontside of a full 300 mm wafer even with the presence of complex TEG structures. There are no signs of kerf geometric defects such as kerf width, kerf loss, kerf perpendicularity, and kerf straightness issues.
of the mounted wafer shows the nominal die-to-DAF edge separation distance required for successful die pick up, which in this sub-optimal case applies only to adjacent dies located away from the edges of the mounted wafer. It is clear from Fig. 11(c) that at the edges of the mounted wafer, there is evidence of unsuccessful DAF cut due to inadequate tensile force generated during the ascension of the wafer stage. To resolve this integrated defect, the DDS has been optimized (see Fig. 14) .
C. Optimized Three-Strata SD Process and p-SDBG Flow
Based on the characterization studies performed previously [12] , [13] , an optimized three-strata SD process is developed, leveraging the p-SDBG integration flow in order to meet the needs of a 300 mm wafer-level production worthy die singulation process to enable ultra-thin stacked memory die assembly. The empirical demonstrations of good within wafer (WIW) kerf generation, zero defects, and minimal kerf loss with a process cycle time that is significantly lower than that of a mechanical blade dicing process in the DAG or DBG schemes moves us substantially closer to high manufacturability of 3D SIPs and SOPs. Fig. 12(a) shows cross-sectional optical microscope images of the developed three-strata SD process before backgrinding down to 25 μm thick die. The inset of Fig. 12(a) shows a magnified optical image of the boxed region demonstrating well controlled definition of the three SD layers, SD1-SD3, with no undesired defects. At the same time, Fig. 12(b) shows top view optical micrographs of the frontside surface of adjacent dies on a full 300 mm wafer with well defined, high quality SD kerfs (identified by the arrows) initiated along the dicing streets regardless of the presence of complex TEG structures. As can be seen from all the images shown in Fig. 12(b) , there are no signs of kerf geometric defects such as kerf width, kerf loss, kerf perpendicularity, and kerf straightness issues when using the developed POR three-pass SD process. Kerf width measures about 2 μm wide on average with near zero kerf loss observed as expected. From Fig. 12(a) , it can be shown that the SD1 layer (the bottom most SD layer if using multi-strata SD processing) not only sets the starting point for the crack fracture's propagation to singulate the wafer but also serves as the last "damaged" layer (first in, last out) to be removed by backgrinding using the p-SDBG flow. Therefore, it is important to position the SD1 layer optimally so that efficient fracturing occurs and no damaged layer is left behind. At the same time, correct Z SD1 positioning also helps to prevent SD-related defects as evident from Figs. 7-9 (also supported by the simulation data).
In [12] , run-to-run (RtR) and within wafer (WIW) repeatability of three-strata SD processed wafers (type-C) were assessed. It was found that all three SD layer heights have a well-controlled grand mean of ∼ 19 -20 μm with a RtR mean variability (one-sigma) of ∼ 1.3 -1.4 μm. As for the WIW variation, all three SD layer heights have a grand mean of ∼ 1.4 -2.3 μm with a variability (one-sigma) of ∼ 0.6 -0.4 μm. The SD layer focal plane z-height for SD1, SD2, and SD3 layers have well-controlled grand means of 69 μm, 115 μm, and 158 μm, respectively. Its RtR mean variability (one-sigma) ranges between 3.2 -4.0 μm. As for the WIW variation, all three SD layer heights have a grand mean of ∼ 1.9 -3.4 μm with a variability (one-sigma) of ∼ 0.6 -1.3 μm. These values demonstrate the potential for SD technology and p-SDBG to enable controlled fabrication of thinned, singulated die measuring 25 μm and below in thickness, because the size and the positioning of the SD "damaged" layers within Si has a very low variation; much lower than that of backgrinding [12] . Warpage was not an issue in our case primarily because the wafer was SD processed at its full thickness before backgrinding. Fig. 13(a) -(c) shows the respective top view optical micrographs of the FS surface of adjacent dies at the center, mid-radii, and edge locations of a 25 μm thick 300 mm POR three-strata SD-processed wafer right after BG. The approximate locations for the optical inspections are shown in Fig. 13(d) . These thinned wafers use the Lintec backgrinding tape with the adhesive layers measuring 165 μm thick. It can be seen that the SD kerfs (identified by the arrows) are well-defined and there is no clear evidence of defects (direct or integrated) post backgrinding. It appears that the heavy BG stains and Si residue seen previously (Fig. 10) have been eliminated via a BG tape material change. With a thicker adhesive, a more conformal coverage is provided over the step height between the surface of the polyimide passivation layer on the wafer FS and the actual surface of the dicing street. This prevents Si dust from entering the space between the wafer FS and the BG tape via incomplete step height coverage.
Finally, at the end of the p-SDBG flow, Fig. 14(a)-(c) shows the respective top view optical micrographs of defect-free frontside surfaces of adjacent dies at center, mid-radii, and edge of a 25 μm thick 300 mm POR three-strata SD-processed wafer post optimized DDS. Fig. 14(d) shows the view from the wafer backside, with a magnified view of the boxed region showing the die-to-DAF edge separation distance, which is critical for successful die pick-up. It can be seen that in addition to the defect-free and high SD kerf quality, post-DDS, the kerf width enlarges to 49 μm and 62 μm for channel 1 and 2, respectively, from an initial recorded kerf width of ∼ 1-3 μm right after SD processing. This is because the DDS process induces tensile force in order to widen the die separation distance via a cold expansion process. Additionally, post optimized DDS, the die-to-DAF edge separation distance ranges from 1.0 -3.0 mm across the wafer, comfortably exceeding the 0.2 mm requirement to allow a successful die pick up process, i.e., peeling off the thinned, singulated die with DAF attached on its backside from the dicing tape.
D. SD-Processed Die Warpage, Die Strength, and Final Stacked Die Assembly
As can be seen in Fig. 15 , Shadow Moiré measurements are carried out to compare thinned die warpage at room temperature and elevated temperatures between p-SDBG and DBG produced 46 μm thick memory dies. From the results in Fig. 15(a) , it can be seen that the measured warpage at room temperature for the p-SDBG process is ∼ 79 μm, which is lower than the DBG process at ∼ 95 μm. This means that there is minimal risk to the subsequent die pick up process because the pick-up head is set at room temperature. The substrate temperature is nominally ∼ 125 • C. In addition, Fig. 15(b) extends the comparison of thinned die warpage measurements at elevated temperatures (up to reflow temperatures of 260 • C) to further understand if p-SDBG produced thinned dies behave differently as a result of internal thermal damage caused by the SD laser. As evident from the results, both warpage curves are relatively matched indicating no major edge damage internal to the Si die that may render a change in mechanical properties.
A three-point bending method is applied to measure the SD-singulated thinned die (46 μm thick) breakage strength (for both the circuit-side, i.e., frontside, and the backside of the die) and flexibility, and compare them to the existing baseline DBG process (Fig. 16) . The samples measured have dimensions of 6.3 mm width, b, 46 μm thickness, h, and 10.9 mm length, l, with a 10 μm DAF attached to the Si backside. Using this method, the ultimate failure stress is used as the measure of die strength, while the actual stress from the test is calculated from the classical beam bending equation. The Si-side and circuit-side relative die strengths for DBG and p-SDBG produced 46 μm thick memory dies are given in Fig. 16 . From the results shown (the experimental procedure was performed on ∼ 10 sample dies uniformly extracted per wafer for up to three different wafers), it is clear that the overall die strengths for both Si-side and circuit-side for the p-SDBG integration flow are higher than their equivalent measurements for the dies produced by DBG. This is more obvious for the circuit-side (p-SDBG has die strengths ∼ 26% higher on average for the circuit-side versus 17% for the Si-side when compared against DBG), and is due to the fact that the DBG flow causes topside chipping on the circuit side (frontside) of the die, which will reduce its circuit-side die strength. Also, specifically for the DBG integration flow, it can be shown from the results in Fig. 16 that the overall mean of the Si-side die strength is higher than the circuit-side by ∼ 23% for similar reasons.
As for the Si backside, both DBG and p-SDBG integration flows are free from backside chipping due to a similar final dry polishing step, although there are slight differences in terms of static loading interactions. In the DBG process, the backgrinding impinges on a wafer with relatively large half-cut "kerfs" measuring 40-45 μm on its frontside (from the mechanical dicing process), and this may result in micro-damage not immediately visible depending on the alignment of the stages and/or the parameter settings, whereas in the p-SDBG process, the SD kerfs are extremely small, i.e., 1-3 μm wide. This difference can potentially explain the slightly lower Si-side die strength for DBG when compared with p-SDBG. It is important to note that due to the thin dies, the large deflection caused by the high flexibility of the samples as well as the plate structure of the dies (large width as compared to the thickness) can violate certain assumptions for the standard bending stress calculations. For this reason, and also accounting for added variations due to the DAF attachment to the back of the thin dies, relative comparisons to the current DBG baseline are more meaningful than absolute values. The influence of DAF, which has different mechanical properties than Si, most likely cause the larger scatter in the die strength results for the Si-side. Nonetheless, the positive results seen for p-SDBG are highly promising.
Finally, Fig. 17 (a) and (b) shows the top view SEM micrographs of a defect-free eight layer memory die stack with single-sided bonding pads progressively staggered (staircase structure) in the form of two four-die blocks before and after wirebonding, respectively. This stack architecture is used as a mechanical p-SDBG test vehicle for 25 μm thick memory dies, and the integration flow stops at this point. Meanwhile, Fig. 17(c) is a corresponding tilted SEM micrograph with the inset showing a magnified image of the boxed region to illustrate the integrity of the sidewalls and the flush profile across the 25 μm thick die to the 10 μm thick DAF, both of which are characteristics enabled by an optimal SD process and p-SDBG integration flow. When using electrical test vehicles, we found that all units fabricated using the p-SDBG integration flow (using the three-strata POR SD process) passed 100% standard reliability tests, which consist of tests such as a minimum of 500 cycles of temperature cycle component level test (TMCL) from −65 • C to 150 • C, 96 hours of highly accelerated stress test (HAST) at 130 • C, 85% RH, and 500 hours of high temperature stress test (HTST) at 150 • C.
VI. CONCLUSION
This work contributes an experimental and simulation study of multi-strata stealth dicing before grinding for singulationdefects elimination and die strength enhancement on high backside reflectance (82%) 2D NAND memory wafers. In addition to the elimination of mechanical and absorptive laser singulation related defects typically seen in a DBG integration flow or a hybrid dicing process, the optimization of the three-strata stealth dicing process has led to the formation of high-quality and robust SD dicing kerfs with near-zero kerf loss across the 300 mm wafer. Multi-strata SD-unique defects such as frontside ablation, interference defects, and inter-strata cleavage plane {111} damage have been entirely resolved through the optimization of the three-strata SD process. We have also solved integrated defects issues related to the p-SDBG integration flow, particularly the interaction between the SD process and the subsequent BG step. Additionally, we illustrate the performance of this SD process and p-SDBG integration flow by demonstrating defect-free and electrically functional (and reliable) eight die stacks of 25 μm thick memory dies. Future work can entail building empirical models hand-in-hand with advanced simulation in order to predict the power, speed, and the number of strata needed for different wafer backside reflectance as well as to investigate sensitivity to key wafer, process, and integration factors to further optimize the process or identify critical parameters for ongoing process control.
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